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Abstract 
X design for an expandable modular multiplication hard- 
wire is proposed. This design allows for cascading the hard- 
wart’ if larger moduli are required. The proposed design uses 
hhtgoiriery modular multiplication algorithm [5]. 
1 Introduction 
Several public-key cryptographic systems [l] make heavy use 
of modular multiplication. The security of these systems de- 
pwds 011 the size of the encryptionldecryption key. Larger 
kc?- sizes have better security. The most popular such al- 
goritluri is the RSA (21 algorithm. Reported RSA hardware 
iinI-’leiriciitations, e.g. [3, 4, 5, 6, 7, 8, 9, 11, 121, are designed 
for fixed kev sizes. If larger key sizes are needed to  improve 
systcin security, the hardware must be redesigned. 
Tltc goal of this paper is to  develop an expandable Mont- 
goiiicry iriodular multiplication hardware implementation 
wlicrc duplication of well defined bit-sliced hardware will 
a.dapt the system to larger numbers. To incorporate such 
ficxibilitv, hardware and performance overheads are ex- 
pcutcd. The proposed expandable design depends mainly 
0x1 a systolic multiplier used by Sauerbrey [6]. This model 
lias bccii redesigned and modified for expandability. 
111 the following, the basic systolic multiplier is described, 
Bioiitgomery product algorithm and its implementation are 
reviewed, and modifications for expandability are detailed. 
2 The Systolic Multiplier 
Figure 1: The word-serial multiplier (systolic array) 
The systolic multiplier consists of a set of cascaded identical 
cells as shown in Figure 1. This multiplier performs the 
operation: p = x.y + q, in a word-serial manner, where 
x,y and q have 1-words, of b-bits each. In other words, 
each of z,y and q are numbers of l-digits in base 2b. The 
time required for a complete operation is 21 clock cycles [6]. 
The control input .z is used to  indicate the beginning of the 
operation. 
To multiply two operands of /-words, the required num- 
ber of cascaded cells is [//21 + 1 [6]. This systolic multiplier 
is chosen since it can be easily expanded. Figure 1, shows 
a multiplier for I-digit numbers. If the numbers t o  be mul- 
tiplied are increased in size to  21-digits, the only required 
modification on the design is to  add another identical sys- 
tolic multiplier in cascade, as shown in Figure 2. Clarifica- 
tion and modeling of each cell in the systolic multiplier is 
given in the following subsection. 
2.1 The Basic Cell 
The basic cell of the systolic multiplier is designed to  per- 
form the algorithm shown in Figure 3. Each cell consists 
of 4 b-bit parallel multipliers, 3 adders, 10 latches/registers, 
ten AND gates, two OR gates and an XOR gate. Three 
different size latches/registers are used in each cell (Figure 
4). Single bit registers, are used to  hold values of 22 and 
21 which control the state of the cell. Seven b-bit registers 
are used to hold xe, ye, xo, yo, xt, yt and p. One (b + 2)- 
bit register to  hold S, where the extra 2-bits are required 
to  account for the carry (S-out:=S+qin+u+p). The b-bit 
parallel multipliers compute intermediate products. Each 
multiplier uses ( b 2 )  2-input AND gates, (b) Half-adders, 
and (b2 - 2b) Full-adders. 
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2 .  U = P + N x  ( P x N ’ m o d R ) ;  
3. s = U/R, 
4. MP = S (if S < N )  .MP = S - N (if S 2 N ) ;  
Since R is a power of 2 number ( R  = 2k), the mod R and 
division by R operations can be inexpensively computed. 
However, this method is suitable only if many MP(x’,y’) op- 
erations are required to offset the initial cost of converting x 
and y t o  the Montgomery’s representations x’ and y‘. This 
is the case with the modular exponentiations needed by the 
RSA algorithm. To accommodate large moduli, computing 
MP(x’,y’) is organized in a word.-serial manner, as shown in 
Figure 5. This algorithm is well-suited for a systolic mul- 
tiplier implementation similar to the one described in the 
previous section. 
or 
s = s + p  + U +qin ; 
Figure 3: The algorithm of the basic cell 
R = 2‘” ; gcd ( R I  N) = 0 ; 
I :  numbcr of words i n N  -- _- 
-In 
-“,” 
Figure 5: The MP-algorithm (Montgomery Product) 
Figure 4: Hardware design of the cell 
3 Montgomery Product Algorithm 
Pctcr hioritgorriery [5]  in 1985, came up with a method to 
coiriputc modular multiplication without trial division. To 
coiriputc:z = 2.y mod N, the following steps are followed: 
1. 
2. 
3. 
4. 
5. 
Choose R > N such that R = 2k, where k is the number of 
bits in N: accordingly R is relatively prime to N .  
Compute R-’ and N’ such that RR-’ mod N = 1, and 
S’ = - N-’  mod R .  
Transform x and y to x‘ and y’ (Montgomery’s- 
representation), where x‘ = X R  mod N and 
y‘ = yRmod N .  
Calculate Montgomery-product: 
z’ = M P ( x ’ , y ’ )  = x’y’R-’ mod N .  
Transform z’ to the normal representation I, 
i.e. 2 = z’R-’ mod N = M P ( z ‘ , l ) .  
Siuw they need to be computed only once, steps 1, 2 and 
0 call bc calculated through software. The Montgomery- 
product z’ = MP(o’,y’) = o’y’R-’ mod N is computed 
as foll0TV.s: 
1. P = 2’ x y’; 
4 Montgomery Product Parallel 
Implement at ion 
To implement the Montgomery product (MP) algorithm 
(Figure 5 )  using the systolic multiplier shown in Figure 1, a 
signal flow graph is developed to describe the flow of data. 
The signal flow graph for a 4-word number is shown in Fig- 
ure 6. 
t i m e 0  1 ;! 3 4 5 6 7 8 
Figure 6: The signal flow graph 
Two types of processors are required, one is a parallel 
multiplier, and the other is a systolic multiplier. The output 
starts coming out after 21 clock cycles. However, the first 
1-digits of the output will be discarded to account for the 
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division by R, and accordingly the MP result will be serially 
available after 31 clock cycles. 
The hardware implementation derived from the signal 
flow graph (for 1 = 4 words) is shown in Figure 7. The 
full MP result will be available after 41 clock cycles. Two 
types of registers are used for proper data synchronization: 
T and 2T, which delay data by one and two clock cycles 
respectively. The overall number of registers required for an 
I-words design is (61 - 3). The number of parallel multipli- 
ers used is 1, while the number of systolic multipliers used 
is 1 + 1. The extra systolic multiplier is not shown in Figure 
'i, t>ut it is necessary to compute p(O). 
N 
00 
Figure 7: The signal flow graph MP implementation (par- 
allel hardware) 
4.1 Expandability of the parallel MP Im- 
plementat ion 
To expand the design shown in Figure 7, not only should the 
iiurnber of systolic multipliers be increased, but also the size 
of each systolic multiplier must increase. This is due to the 
fact that the number of cascaded stages of the systolic mul- 
tipliers depends on the number of words/digits ( I ) .  Thus, 
such design does not allow for regular linear expandability. 
5 The Expandable MP Design 
For regular linear expandability of the MP implementation, 
the design must be reorganized for serial rather than parallel 
processing. This is achieved by projecting all systolic mul- 
tipliers into one and projecting all parallel multipliers into 
one, i.e. using only one parallel multiplier and one systolic 
multiplier as shown in Figure 9. 
N 
O O O N  
Figure 9: Projecting all multipliers into one 
Consider the case where 1 = 4-w0rds, and p(O) is pre- 
computed, let the words of p(') be fed in a word-serial man- 
ner to the projected processor and the outputs be saved in 
an output register, as shown in Figure 10. After 21 clock 
cycles all words of p(') will be available in the output regis- 
ter. Then, p(') is serially fed to the processor with the other 
inputs N and N i ,  properly synchronized. After additional 
21 clock cycles, all digits of p(2) will be available in the out- 
put register. Likewise, p(3) and p(4) are computed using the 
same procedure allowing 21 clock cycles for each. 
For example, if the design needs to be expanded to handle 
21-~vords, the expansion is performed in both the horizontal 
arid the vertical directions. The horizontal expansion is to 
illcrease the number of systolic multipliers to 21, while the 
vertical expansion increases the number of cells in each sys- 
tolic multiplier to accommodate the 21-words. Thus, linear 
expandability for such architecture is not possible (Figure 
8). 
Figure 8: Expandability of the parallel implementation 
-No' N 4 
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Figure 10: The expandable serial MP implementation 
The time required for each p(j+') to be available at the 
output register is 21 + 1 clock cycles, including an extra 
cycle for proper synchronization. The digits of N must be 
synchronized to those of p(') and delayed by two more clock 
cycles. The single word V, (Figure 5 )  is calculated using a 
parallel multiplier to multiply Nh with pii), and discarding 
the most significant word. 
To allow for expandability, the controller is built using 
shift registers and multiplexors since shift registers can be 
easily expanded, as shown in Figure 11. The systolic multi- 
plier is made expandable by passing its cascading signals as 
external interface signals as shown in Figure 2. 
An expandable modular multiplier system will consist of a 
basic processor chip which can operate on 1-digit operands, 
and a number of expansion chips, each allows processing of 
an additional 1-digits. The basic MP-processor for a key size 
of I-digits, consists of a systolic multiplier, 9 b-bit registers, a 
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Figure 11: Expandable shift registers design 
&bit parallel multiplier, and a number of multiplexors. The 
expailsion chip, however, does not need the b-bit parallel 
iiiultiplicr arid uses fewer number of registers. 
For a key size of I-digits, the latency time required to start 
getting the MP output is: (21 + 1)(l+ 1) = 21’ +31+ 1 clock 
cycles. 
Basic 
Proc- 
essor 
Figure 12: The expandable MP system 
6 Conclusion 
111 tliis paper, a new hardware model of an expandable mod- 
ular inultiplication system is proposed. The new hardware 
tlc~>ciirls mainly on a systolic multiplier reported by Sauer- 
brev [6]. Targeting the maximum possible speed, Mont- 
goiricry modular multiplication algorithm has been adopted. 
This inctliod computes modulo multiplication without trial 
tlivisiori, which is the most time consuming operation in 
iriorlulo multiplications. 
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